View STMPE811_7533214.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

preliminary data this is preliminary information on a new product now in deve lopment or undergoing evaluation. details are subject to change without notice. june 2008 rev 1 1/54 54 STMPE811 8-bit port expander with adva nced touchscreen controller features 8 gpios 1.8 - 3.3 v operating voltage integrated 4-wire touchscreen controller interrupt output pin wakeup feature on each i/o spi and i 2 c interface up to 2 devices sharing the same bus in i 2 c mode (1 address line) 8-input 12-bit adc 128-depth buffer touchscreen controller touchscreen movement detection algorithm 25 kv air-gap esd protection (system level) 4 kv hbm esd protection (device level) applications portable media players game consoles mobile and smart phones description the STMPE811 is a gpio (general purpose input/output) port expander able to interface a main digital asic via the two-line bidirectional bus (i 2 c). a separate gpio expander is often used in mobile multimedia platforms to solve the problems of the limited amount of gpios typically available on the digital engine. the STMPE811 offers great flexibility, as each i/o can be configured as input, output or specific functions. the device has been designed with very low quiescent current and includes a wakeup feature for each i/o, to optimize the power consumption of the device. a 4-wire touchscreen controller is built into the STMPE811. the touchscreen controller is enhanced with a movement tracking algorithm to avoid excessive data, 128 x 32 bit buffer and a programmable active window feature. qfn16 table 1. device summary order code package packaging STMPE811qtr qfn16 tape and reel www.st.com
contents STMPE811 2/54 contents 1 STMPE811 functional overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 2 pin configuration and f unctions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2.1 pin functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 3 i2c and spi interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 3.1 interface selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 4 i2c interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4.1 i2c features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 4.2 data input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 4.3 read operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4.4 write operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 5 spi interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.1 spi protocol definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.1.1 register read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5.1.2 register write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.1.3 termination of data transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.2 spi timing modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.2.1 spi timing definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 6 STMPE811 registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 7 system and identificati on registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 8 interrupt system . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 9 analog-to-digital converte r . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 10 touchscreen controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 10.1 driver and switch control unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 11 touchscreen controller programming sequence . . . . . . . . . . . . . . . . . 41
STMPE811 contents 3/54 12 temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 13 gpio controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 13.0.1 power-up reset (por) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 14 maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 14.1 recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 15 electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 16 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 17 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
STMPE811 functional overview STMPE811 4/54 1 STMPE811 functional overview the stmp811 consists of the following blocks: i 2 c and spi interface analog-to-digital converver (adc) touchscreen controller (tsc) driver and switch control unit temperature sensor gpio controller figure 1. STMPE811 functional block diagram s witche s a nd driver s gnd s clk/clk s dat/ c s a 0 /d a t a o u t vcc int adc , t s c vref therm a l s en s e rc o s cill a tor d a t a in t s c: to u ch s creen controller gpio controller i c / s pi interf a ce 2 gpio 0-7 /adc in 0-7 /mode /ref-, ref+
STMPE811 pin configuration and functions 5/54 2 pin configuration and functions figure 2. STMPE811 pin configuration (top through view) table 2. pin assignments pin name function 1 y- y-/gpio-7 2 int interrupt output 3 a0/data out i 2 c address in reset, data out in spi mode 4sclki 2 c/spi clock 5sdati 2 c data/spi cs 6v cc 1.8 ? 3.3 v supply voltage 7 data in spi data in 8 in0 in0/gpio-0 9in1 in1/gpio-1/mode in reset state, mode selects the type of serial interface "0" - i 2 c "1" - spi 10 gnd ground 11 in2 in2/gpio-2 12 in3 in3/gpio-3 13 x+ x+/gpio-4 14 vio supply for touchscreen driver and gpio 15 y+ y+/gpio-5 16 x- x-/gpio-6 16 15 14 13 5 6 7 8 1 2 3 4 12 11 10 9 STMPE811
pin configuration and functions STMPE811 6/54 2.1 pin functions the STMPE811 is designed to provide maximum features and flexibility in a very small pin- count package. most of the pins are multi-functional. the following table shows how to select the pin?s function. table 3. pin configuration pin gpio alternate fu nction register 01 adc control 1 bit 1 (refsel) 01 in0 gpio-0 adc in1 gpio-1 adc in2 gpio-2 adc external reference + in3 gpio-3 adc external reference - tsc control 1 bit 0 (en) 01 x+ gpio-4 adc tsc x+ y+ gpio-5 adc tsc y+ x- gpio-6 adc tsc x- y- gpio-7 adc tsc y-
STMPE811 i2c and spi interface 7/54 3 i 2 c and spi interface 3.1 interface selection the STMPE811 interfaces with the host cpu via a i 2 c or spi interface. the pin in_1 allows the selection of interface protocol at reset state. figure 3. STMPE811 interface table 4. interface selection pins pin i 2 c function spi function reset state 3 address 0 data out cpha for spi 4clockclock 5 sdata cs cpol_n for spi 7 ? data in 9modei 2 c set to ?0? set to ?1? for spi spi i/f module i c i/f module din dout clk cs sdat sclk a0 mux unit 2
i2c interface STMPE811 8/54 4 i 2 c interface the addressing scheme of STMPE811 is designed to allow up to 2 devices to be connected to the same i 2 c bus. figure 4. STMPE811 i 2 c interface for the bus master to communicate to the slave device, the bus master must initiate a start condition and be followed by the slave device address. accompanying the slave device adress, is a read/write bit (r/w). the bit is set to 1 for read and 0 for write operation. if a match occurs on the slave device address, the corresponding device gives an acknowledge on the sda during the 9 th bit time. if there is no match, it deselects itself from the bus by not responding to the transaction. figure 5. i 2 c timing diagram table 5. i 2 c address addr0 address note 00x82 10x88 addr0 sc lk sdat sc lk sdat gnd vcc STMPE811 ai00589 sda p tsu:sto tsu:sta thd:sta sr scl tsu:dat tf thd:dat tr thigh tlow thd:sta tbuf s p
STMPE811 i2c interface 9/54 4.1 i 2 c features the features that are supported by the i 2 c interface are listed below: i 2 c slave device operates at 1.8 v compliant to philips i 2 c specification version 2.1 supports standard (up to 100 kbps) and fast (up to 400 kbps) modes start condition a start condition is iden tified by a falling edge of sdata while sclk is stable at high state. a start condition must precede any data/command transfer. the device continuously monitors for a start condition and does not respond to any transaction unless one is encountered. stop condition a stop condition is identified by a rising edge of sdata while sclk is stable at high state. a stop condition terminates communication between the slave device and the bus master. a read command that is followed by noack can be followed by a stop condition to force the slave device into idle mode. when the slave device is in idle mode, it is ready to receive the next i 2 c transaction. a stop condition at the end of a write command stops the write operation to registers. acknowledge bit the acknowledge bit is used to indicate a successful byte transfer. the bus transmitter releases the sdata after sending eight bits of data. during the ninth bit, the receiver pulls the sdata low to acknowledge the receipt of the eight bits of data. the receiver may leave the sdata in high state if it does not acknowledge the receipt of the data. table 6. i 2 c timing symbol parameter min typ max uni f scl scl clock frequency 0 400 khz t low clock low period 1.3 s t high clock high period 600 ns t f sda and scl fall time 300 ns t hd:sta start condition hold time (after this period the first clock is generated) 600 ns t su:sta start condition setup time (only relevant for a repeated start period) 600 ns t su:dat data setup time 100 ns t hd:dat data hold time 0 s t su:sto stop condition setup time 600 ns t buf time the bus must be free before a new transmission can start 1.3 s
i2c interface STMPE811 10/54 4.2 data input the device samples the data input on sdata on the rising edge of the sclk. the sdata signal must be stable during the rising edge of sclk and the sdata signal must change only when sclk is driven low. figure 6. read and write modes (random and sequential) table 7. operating modes mode byte programming sequence read 1 start, device address, r/w = 0, register address to be read restart, device address, r/w = 1, data read, stop if no stop is issued, the data read can be continuously performed. if the register address falls within t he range that allows an address auto- increment, then the register addres s auto-increments internally after every byte of data being read. write 1 start, device address, r/w = 0, register address to be written, data write, stop if no stop is issued, the data writ e can be continuously performed. if the register address falls within the range that allows address auto- increment, then the register addres s auto-increments internally after every byte of data being written in. for those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write op eration. refer to the memory map table for the address ranges that are auto and non-increment. start r/w=0 ack device address reg address ack restart device address ack r/w=1 data read no ack stop one byte read start r/w=0 ack device address reg address ack restart device address ack r/w=1 data read ack more than one byte read ack no ack stop data read + 1 data read + 2 start r/w=0 ack device address reg address ack restart data to be written ack stop one byte write more than one byte read start r/w=0 ack device address reg address ack restart data to write ack stop data to write + 2 ack ack data to write + 1 master slave
STMPE811 i2c interface 11/54 4.3 read operation a write is first performed to load the register address into the address counter but without sending a stop condition. then, the bus master sends a restart condition and repeats the device address with the r/w bit set to 1. the slave device acknowledges and outputs the content of the addressed byte. if no additional data is to be read, the bus master must not acknowledge the byte and terminates the transfer with a stop condition. if the bus master acknowledges the data byte, then it can continue to perform the data reading. to terminate the stream of data bytes, the bus master must not acknowledge the last output byte, and be followed by a stop condition. if the address of the register written into the address counter falls within the range of addresses that has the auto-increment function, the data being read will be coming from consecutive ad dresses, which the internal address counter automatically increments after each byte output. after the last memory address, the address counter 'rolls-over' and the device continues to output data from the memory address of 0x00. similarly, for the regi ster address that falls within a non-increment range of addresses, the output data byte comes from the same address (which is the address referred by the address counter). acknowledgement in read operation for the above read command, the slave device waits, after each byte read, for an acknowledgement during the ninth bit time. if the bus master does not drive the sda to a low state, then the slave device terminates and switches back to its idle mode, waiting for the next command. 4.4 write operations a write is first performed to load the register address into the address counter without sending a stop condition. after the bus master receives an acknowledgement from the slave device, it may start to send a data byte to the register (referred by the address counter). the slave device again acknowledges and the bus master terminates the transfer with a stop condition. if the bus master needs to write more data, it can continue the write operation without issuing the stop condition. whether the address counter autoincrements or not after each data byte write depends on the address of the register written into the address counter. after the bus master writes the last data byte and the slave device acknowledges the receipt of the last data, the bus master may terminate the write operation by sending a stop condition. when the address counter reaches the last memory address, it 'rolls-over' to the next data byte write.
spi interface STMPE811 12/54 5 spi interface the spi interface in STMPE811 uses a 4-wire communication connection (data in, data out, clk, cs). in the diagram, ?data in? is referred to as mosi (master out slave in) and ?data out? is referred to as miso (master in slave out). 5.1 spi protocol definition the spi (serial peripheral interface) follows a byte sized transfer protocol. all transfers begin with an assertion of cs_n signal (falling ed ge). the protocol for re ading and writing is different and the selection between a read and a write cycle is dependent on the first captured bit on the slave device. a '1' denotes a read operation and a '0' denotes a write operation. the spi protocol defined in this section is shown in figure 3. the following are the main features supported by this spi implementation. support of 1 mhz maximum clock frequency. support for autoincrement of address for both read and write. full duplex support for read operation. daisy chain configuration support for write operation. robust implementation that can filter glitches of up to 50 ns on the cs_n and scl pins. support for all 4 modes of spi as define d by the cpha, cpol bits on spicon. 5.1.1 register read the following steps need to be followed for register read through spi. 1. assert cs_n by driving a '0' on this pin. 2. drive a '1' on the first scl launch clock on mosi to select a read operation. 3. the next 7 bits on mosi denote the 7-bit register address (msb first). 4. the next address byte can now be transmitted on the mosi. if the autoincrement bit is set, the following address transmitted on the mosi is ignored. internally, the address is incremented. if the autoincrement bit is not set, then the following byte denotes the address of the register to be read next. 5. read data is transmitted by the slave device on the miso (msb first), starting from the launch clock following the last address bit on the mosi. 6. full duplex read operation is achieved by transmitting the next address on mosi while the data from the previous address is available on miso. 7. to end the read operation, a dummy address of all 0's is sent on mosi.
STMPE811 spi interface 13/54 5.1.2 register write the following steps need to be followed for register write through spi. 1. assert cs_n by driving a '0' on this pin. 2. drive a '0' on the first scl launch clock on mosi to select a write operation. 3. the next 7 bits on mosi denote the 7-bit register address (msb first). 4. the next byte on the mosi denotes data to be written. 5. the following transmissions on mosi are considered byte-sized data. the register address to which the following data is written depends on whether the autoincrement bit in the spicon register is set. if this bit has been set previously, the register address is incremented for data writes. 5.1.3 termination of data transfer a transfer can be terminated before the last launch edge by deasserting the cs_n signal. if the last launch clock is detected, it is a ssumed that the data transfer is successful. 5.2 spi timing modes the spi timing modes are defined by cpha and cpol,cpha and cpol are read from the "sdat" and "a0" pins during power-up reset. the following four modes are defined according to this setting. the clocking diagrams of these modes are show n in on reset. the device always operates in mode 0. once the bits are set in the spicon register, the mode change takes effect on the next transaction defined by the cs_n pin being deasserted and asserted. table 8. spi timing modes cpol_n (sdat pin) cpol cpha (addr pin) mode 0100 0111 1002 1013
spi interface STMPE811 14/54 5.2.1 spi timing definition table 9. spi timing specification symbol description timing unit min typ max t css cs_n falling to first capture clock 1 s t cl clock low period 500 ns t ch clock high period 500 ns t ldi launch clock to mosi data valid 20 ns t ldo launch clock to miso data valid 330 s t di data on mosi valid 1 s t ccs last clock edge to cs_n high 1 s t csh cs_n high period 2 s t cscl cs_n high to first clock edge 300 ns t csz cs_n high to tri-state on miso 1 s
STMPE811 spi interface 15/54 figure 7. spi timing specification
STMPE811 registers STMPE811 16/54 6 STMPE811 registers this section lists and describes the registers of the STMPE811 device, starting with a register map and then provides detailed descriptions of register types. table 10. register summary map table address register name bit type reset value function 0x00 chip_id 16 r 0x0811 device identification 0x02 id_ver 8 r 0x01 revision number 0x01 for engineering sample 0x02 for final silicon 0x03 sys_ctrl1 8 r/w 0x00 reset control 0x04 sys_ctrl2 8 r/w 0x0f clock control 0x08 spi_cfg 8 r/w 0x01 spi in terface configuration 0x09 int_ctrl 8 r/w 0x00 interrupt control register 0x0a int_en 8 r/w 0x00 interrupt enable register 0x0b int_sta 8 r 0x10 interrupt status register 0x0c gpio_en 8 r/w 0x00 gpio interrupt enable register 0x0d gpio_int_sta 8 r 0x00 gpio interrupt status register 0x0e adc_int_en 8 r/w 0x00 adc interrupt enable register 0x0f adc_int_sta 8 r 0x00 adc interrupt status register 0x10 gpio_set_pin 8 r/w 0x00 gpio set pin register 0x11 gpio_clr_pin 8 r/w 0x00 gpio clear pin register 0x12 gpio_mp_sta 8 r/w 0x00 gpio monitor pin state register 0x13 gpio_dir 8 r/w 0x00 gpio direction register 0x14 gpio_ed 8 r/w 0x00 gpio edge detect register 0x15 gpio_re 8 r/w 0x00 gpio rising edge register 0x16 gpio_fe 8 r/w 0x00 gpio falling edge register 0x17 gpio_af 8 r/w 0x00 alternate function register 0x20 adc_ctrl1 8 r/w 0x9c adc control 0x21 adc_ctrl2 8 r/w 0x01 adc control 0x22 adc_capt 8 r/w 0xff to initiate adc data acquisition 0x30 adc_data_ch0 16 r 0x0000 adc channel 0 0x32 adc_data_ch1 16 r 0x0000 adc channel 1
STMPE811 STMPE811 registers 17/54 0x34 adc_data_ch2 16 r 0x0000 adc channel 2 0x36 adc_data_ch3 16 r 0x0000 adc channel 3 0x38 adc_data_ch4 16 r 0x0000 adc channel 4 0x3a adc_data_ch5 16 r 0x0000 adc channel 5 0x3c adc_data_ch6 16 r 0x0000 adc channel 6 0x3e adc_data_ch7 16 r 0x0000 adc channel 7 0x40 tsc_ctrl 8 r/w 0x90 4-wire touchscreen controller setup 0x41 tsc_cfg 8 r/w 0x00 touchscreen controller configuration 0x42 wdw_tr_x 16 r/w 0x0fff window setup for top right x 0x44 wdw_tr_y 16 r/w 0x0fff window setup for top right y 0x46 wdw_bl_x 16 r/w 0x0000 window setup for bottom left x 0x48 wdw_bl_y 16 r/w 0x0000 window setup for bottom left y 0x4a fifo_th 8 r/w 0x00 fifo level to generate interrupt 0x4b fifo_sta 8 r/w 0x20 current status of fifo 0x4c fifo_size 8 r 0x00 current filled level of fifo 0x4d tsc_data_x 16 r 0x0000 data port for touchscreen controller data access 0x4f tsc_data_y 16 r 0x0000 data port for touchscreen controller data access 0x51 tsc_data_z 8 r 0x0000 data port for touchscreen controller data access 0x52 tsc_data_xyz 32 r 0x00000000 data port for touchscreen controller data access 0x56 tsc_fract_x yz 8 0x00 0x57 tsc_data 8 r 0x00 data port for touchscreen controller data access 0x58 tsc_i_drive 8 r/w 0x00 0x59 tsc_shield 8 r/w 0x00 0x60 temp_ctrl 8 r/w 0x00 temperature sensor setup 0x61 temp_data 8 r 0x00 temperature data access port 0x62 temp_th 8 r/w 0x00 threshold for temperature controlled interrupt table 10. register summary map table (continued) address register name bit type reset value function
system and identification registers STMPE811 18/54 7 system and identification registers table 11. system and identification registers map chip_id device identification address: 0x00 type: r reset: 0x0811 description: 16-bit device identification id_ver revision number address: 0x02 (0x01 for engineering samples) type: r reset: 0x01 description: 16-bit revision number address register name bit type reset function 0x00 chip_id 16 r 0x0811 device identification 0x02 id_ver 8 r 0x01 revision number 0x01 for engineering sample 0x03 sys_ctrl1 8 r/w 0x0 0 reset control 0x04 sys_ctrl2 8 r/w 0x0f clock control 0x08 spi_cfg 8 r/w 0x01 spi interface configuration
STMPE811 system and identification registers 19/54 sys_ctrl1 reset control address: 0x03 type: r/w reset: 0x00 description: the reset control register enables to reset the device sys_ctrl2 clock control address: 0x04 type: r/w reset: 0x0f description: this register enables to switch off the clock supply 76543 2 1 0 reserved soft_reset hibernate [7:2] reserved [1] soft_reset : reset the STMPE811 using the serial communication interface [0] hibernate : force the device into hibernation mode. forcing the device into hibernation mode by writing ?1? to this bit would disable the hot-key feature. if the hot-key feature is requir ed, use the default auto-hibernation mode. 76543 2 1 0 ???? ts_off gpio_off tsc_off adc_off [7:4] reserved [3] ts_off : switch off the clock supply to the temperature sensor 1: switches off the clock s upply to the temperature sensor [2] gpio_off : switch off the clock supply to the gpio 1: switches off the clock supply to the gpio [1] tsc_off : switch off the clock supplyt o the touchscreen controller 1: switches off the clock suppl y to the touchscreen controller [0] adc_off : switch off the clock supply to the adc 1: switches off the clock supply to the adc
system and identification registers STMPE811 20/54 spi_cfg spi interface configuration address: 0x08 type: r/w reset: 0x01 description: spi interface configuration register 76543 2 1 0 reserved auto_incr spi_clk_mod1 spi_clk_mod0 [7:3] reserved [2] auto_incr : bitfield description this bit defines whether the spi transaction fo llows an addressing scheme that internally autoincrements or not [1] spi_clk_mod1 : bitfield description this bit reflects the value of the scad/a0 pin during power-up reset [0] spi_clk_mod0 : bitfield description this bit reflects the value of the scad/a0 pin during power-up reset
STMPE811 interrupt system 21/54 8 interrupt system the STMPE811 uses a 2-tier interrupt structure. the adc interrupts and gpio interrupts are ganged as a single bit in the ?interrupt status register?. the interrupts from the touchscreen controller and temperature sensor can be seen directly in the interrupt status register. figure 8. interrupt system diagram gpio interrupt status fifo status, tsc touch, temp sensor and interrupt enable interrupt status and gpio interrupt enable and adc interrupt enable adc interrupt status
interrupt system STMPE811 22/54 int_ctrl interrupt control register address: 0x09 type: r/w reset: 0x00 description: the interrupt control register is used to enable the interruption from a system-related interrupt source to the host. 76543 2 1 0 reserved int_polarity int_type global_int [7:3] reserved [2] int_polarity : this bit sets the int pin polarity 1: active high/rising edge 0: active low/falling edge [1] int_type : this bit sets the type of interrupt signal required by the host 1: edge interrupt 0: level interrupt [0] global_int : this is master enabl e for the interrupt system 1: global interrupt 0: stops all interrupts
STMPE811 interrupt system 23/54 int_en interrupt enable register address: 0x0a type: r/w reset: 0x00 description: the interrupt enable register is used to enable the interruption from a system related interrupt source to the host. int_sta interrupt status register address: 0x0b type: r reset: 0x10 description: the interrupt status register monitors the status of the interruption from a particular interrupt source to the host. regardless of whether the int_en bits are enabled, the int_sta bits are still updated. writing '1' to this regist er clears the corresponding bits. writing '0' has no effect. 76543 2 1 0 gpio adc temp_sens fifo_empty fifo_full fifo_0flow fifo_th touch_det [7] gpio : any enabled gpio interrupts [6] adc : any enabled adc interrupts [5] temp_sens : temperature threshold triggering [4] fifo_empty : fifo is empty [3] fifo_full : fifo is full [2] fifo_oflow : fifo is overflowed [1] fifo_th : fifo is above threshold [0] touch_det : touch is detected 76543 2 1 0 gpio adc temp_sens fifo_empty fifo_full fifo_oflow fifo_th touch_det [7] gpio : any enabled gpio interrupts [6] adc : any enabled adc interrupts [5] temp_sens : temperature threshold triggering [4] fifo_empty : fifo is empty [3] fifo_full : fifo is full [2] fifo_oflow : fifo is overflowed [1] fifo_th : fifo is above threshold [0] touch_det : touch is detected
interrupt system STMPE811 24/54 gpio_int_en gpio interrupt enable register address: 0x0c type: r/w reset: 0x10 description: the interrupt status register monitors the status of the interruption from a particular interrupt source to the host. regardless of whether the ier bits are enabled, the isr bits are still updated. writing '1' to this re gister clears the corresponding bits. writing '0' has no effect. gpio_int_sta gpio interrupt status register address: 0x0d type: r/w reset: 0x00 description: the gpio interrupt status register monitors the status of the interruption from a particular gpio pin interrupt source to the host. regardless of whether or not the gpio_sta bits are enabled, the gpio_sta bi ts are still updated. the isg[7:0] bits are the interrupt status bits corresponding to the gpio[7:0] pins. writing '1' to this register clears the corresponding bits. writing '0' has no effect. 76543 2 1 0 ieg[x] [7:0] ieg[x]: interrupt enable gpio mask (where x = 7 to 0) 1: writing ?1? to the ie[x] bit enables the interruption to the host 76543 2 1 0 isg[x] [7:0] isg[x] : gpio interrupt status (where x = 7 to 0) read: interrupt status of the gpio[x]. reading the register will clear any bits that have been set to '1' write: writing to this register has no effect
STMPE811 analog-to-digital converter 25/54 9 analog-to-digital converter an 8-input,12-bit analog-to-digital converter (adc) is integrated in the STMPE811. the adc can be used as a generic analog-to-digital converter, or as a touchscreen controller capable of controlling a 4-wire resistive touchscreen. addint_en table 12. adc controller register summary table address register name size description 0x20 adc_ctrl1 8 adc control 0x21 adc_ctrl2 8 adc control 0x22 adccapture 8 to initiate adc data acquisition 0x30 adc_data_ch0 8 adc channel 0 (in3/gpio-3) 0x32 adc_data_ch1 8 adc channel 1 (in2/gpio-2) 0x34 adc_data_ch2 8 adc channel 2 (in1/gpio-1) 0x36 adc_data_ch3 8 adc channel 3 (in0-gpio-0) 0x38 adc_data_ch4 8 adc channel 4 (tsc) 0x3a adc_data_ch5 8 adc channel 5 (tsc) 0x3c adc_data_ch6 8 adc channel 6 (tsc) 0x3e adc_data_ch7 8 adc channel 7 (tsc)
analog-to-digital converter STMPE811 26/54 adc_ctrl1 adc control 1 address: 0x20 type: r/w reset: 0x9c description: adc control register 76543210 reserved sample_time2 sample_time1 sample_time0 mod_12b reserved ref_sel reserved [7] reserved [6:4] sample_timen : adc conversion time in number of clock 000: 36 001: 44 010: 56 011: 64 100: 80 101: 96 110: 124 111: not valid [3] mod_12b : selects 10 or 12-bit adc operation 1: 12 bit adc 0: 10 bit adc [2] reserved [1] ref_sel : selects between internal or external reference for the adc 1: external reference 0: internal reference [0] reserved
STMPE811 analog-to-digital converter 27/54 adc_ctrl2 adc control 2 address: 0x21 type: r/w reset: 0x01 description: adc control. adc_capt adc channel data capture address: 0x22 type: r/w reset: 0xff description: to initiate adc data acquisition 76543 2 1 0 reserved adc_freq_1 adc_freq_0 [7] reserved [6] reserved [5] reserved [4] reserved [3] reserved [2] reserved [1:0] adc_freq : selects the clock speed of adc 00: 1.625 mhz typ. 01: 3.25 mhz typ. 10: 6.5 mhz typ. 11: 6.5 mhz typ. 76543 2 1 0 ch[7:0] [7:0] ch[7:0] : adc channel data capture write '1' to initiate data acquisition for the corresponding channel. writing '0' has no effect. reads '1' if conversion is completed. reads '0' if conversion is in progress.
analog-to-digital converter STMPE811 28/54 adc_data_chn adc channel data registers address: add address type: r/w reset: 0x0000 description: adc data register 0-7 (data_chn=0 -7) the adc in STMPE811 operates on an internal rc clock with a typical frequency of 6.5 mhz. the total conversion time in adc mode depends on the "sampletime" setting, and the clock division field 'freq'. the following table shows the conversion time based on 6.5 mhz, 3.25 mhz and 1.625 mhz clock. 11109876543 2 1 0 data[11:0] [11:0] data[11:0] : adc channel data if tsc is enabled, ch3-0 is used for tsc and all readings to these channels give 0x0000 table 13. adc conversion time sample time setting conversion time in adc clock 6.5 mhz (154 ns) 3.25 mhz (308 ns) 1.625 mhz (615 ns) 000 36 5.5 s (180 khz) 11 s (90 khz) 22 s (45 khz) 001 44 6.8 s (147 khz) 13.6 s (74 khz) 27 s (36 khz) 010 56 8.6 s (116 khz) 17.2 s (58 khz) 34.4 s (29 khz) 011 64 9.9 s (101 khz) 19.8 s (51 khz) 39.6 s (25 khz) 100 80 12.3 s (81.5 khz) 24.6 s (41 khz) 49.2 s (20 khz) 101 96 14.8 s (67.6 khz) 28.8 s (33 khz) 59.2 s (17 khz) 110 124 19.1 s (52.3 khz) 38.2 s (26 khz) 56.4 s (13 khz)
STMPE811 touchscreen controller 29/54 10 touchscreen controller the STMPE811 is integrated with a hard-wired touchscreen controller for 4-wire resistive type touchscreen. the touchscreen controller is able to operate completely autonomously, and will interrupt the connec ted cpu only when a pre-defined event occurs. figure 9. touchscreen controller block diagram 10.1 driver and switch control unit the driver and switch control unit allows coordination of the adc and the mux/switch. with the coordination of this unit, a stream of data is produced at a selected frequency. the touchscreen drivers can be configured with 2 current ratings: 20 ma or 50 ma. in the case where multiple touch-down on the screen is causing a short, the current from the driver is limited to these values. tolerance of these current setting is +/- 25%. movement tracking the "tracking index" in the tsc_ctrl register specifies a value, which determines the distance between the current touch position and the previous touch position. if the distance is shorter than the tracking index, it is discarded. the tracking is calculated by summation of the horizontal and vertical movement. movement is only reported if: (current x - previously reported x) + (current y - previously reported y) > tracking index if pressure reporting is enabled (x/y/z), an increase in pres sure will override the movement tracking and report the new data set, even if x/y is within the previous tracking index. this is to ensure that a slow touch will not be discarded. if pressure data is not used, select x/y mode in touchscreen data acquisition. (opmode field in tsccontrol register). s movement & window tracking 10/12 bit adc switch & drivers driver & switch control fifo & interrupt control fifo
touchscreen controller STMPE811 30/54 window tracking the -wdw_x and wdw_y registers allow to pre-set a sub-window in the touchscreen such that any touch position that is ou tside the sub-window will be discarded. figure 10. window tracking fifo fifo has a depth of 128 sectors. this is enough for 128 sets of touch data at maximum resolution (2 x 12 bits). fifo can be programme d to generate an interrup t when it is filled to a pre-determined level. sampling the STMPE811 touchscreen controller has an internal 100 khz, 12-bit adc able to execute autonomous driving/sampling. each "sample" consists of 4 adc readings that provide the x and y locations, as well as the touch pressure. figure 11. sampling active window top right co ordin a te s bottom left coordin a te s adc takes x reading settling period drive x adc takes y reading settling period drive y
STMPE811 touchscreen controller 31/54 oversampling and averaging function the STMPE811 touchscreen controller can be configured to oversample by 2/4/8 times and provide the averaged value as final output. this feature helps to reduce the effect of surrounding noise. table 14. touchscreen controller register summary table address register name bit type function 0x40 tsc_ctrl 8 r/w 4-wire touchscreen controller setup 0x41 tsc_cfg 8 r/w tsc configuration register 0x42 wdw_tr_x 16 r/w window setup for top right x 0x44 wdw_tr_y 16 r/w window setup for top right y 0x46 wdw_tr_x 16 r/w window setup for bottom left x 0x48 wdw_tr_y 16 r/w window setup for bottom left y 0x4a fifo_th 8 r/w fifo level to generate interrupt 0x4b fifo_ctrl_sta 8 r/w current status of fifo 0x4c fifo_size 8 r current filled level of fifo 0x4d tsc_data_x 16 r data port for tsc data access 0x4f tsc_data_y 16 r data port for tsc data access 0x51 tsc_data_z 8 r data port for tsc data access 0x52 tsc_data_xyz 32 r data port for tsc data access 0x56 tsc_fract_z 8 tsc_fract_z 0x57 tsc_data 8 r tsc data access port 0x58 tsc_i_drive 8 r/w tsc_i_drive 0x59 tsc_shield 8 r/w tsc_shield
touchscreen controller STMPE811 32/54 tsc_ctrl touchscreen cont roller control register address: 0x40 type: r/w reset: 0x90 description: 4-wire touchscreen controller (tsc) setup. 76543 2 1 0 tsc_sta track op_mod en [7] tsc_sta : tsc status reads '1' when touch is detected reads '0' when touch is not detected writing to this register has no effect [6:4] track : tracking index 000: no window tracking 001: 4 010: 8 011: 16 100: 32 101: 64 110: 92 111: 127 [3:1] op_mod : tsc operating mode 000: x, y, z acquisition 001: x, y only 010: x only 011: y only 100: z only this field cannot be written on, when en = 1 [0] en : enable tsc
STMPE811 touchscreen controller 33/54 tsc_cfg touchscreen controll er configuration register address: 0x41 type: r/w description: touchscreen controller configuration register. 76543 2 1 0 ave_ctrl_1 ave_ctrl_0 touch_det _delay_2 touch_det _delay_1 touch_det _delay_0 settling_2 settling_1 settling_0 [7] ave_ctrl_1 : average control 00 = 1 sample 01 = 2 samples 10 = 4 samples 11 = 8 samples [6] ave_ctrl_0 : average control 00 = 1 sample 01 = 2 samples 10 = 4 samples 11 = 8 samples [5] touch_det_delay_2 : touch detect delay 000 = 10 s 001 = 50 s [4] touch_det_delay_1 : touch detect delay 000 = 10 s 001 = 50 s [3] touch_det_delay_0 : touch detect delay 010 = 100 s 011 = 500 s 100=1ms 101=5ms 110 = 10 ms 111 = 50 ms [2:0] settling : panel driver settling time (1) 000 = 10 s 001 = 100 s 010 = 500 s 011=1ms 100=5ms 101 = 10 ms 110 = 50 ms 111=100ms 1. for large panels (> 6?), a capacitor of 10 nf is reco mmended at the touchscreen terminals for noise filtering. in this case, settling time of 1 ms or more is recommended.
touchscreen controller STMPE811 34/54 wdw_tr_x window setup for top right x address: 0x42 type: r/w reset: 0x0fff description: window setup for top right x coordinates wdw_tr_y window setup for top right y address: 0x44 type: r/w reset: 0x0fff description: window setup for top right y coordinates 7 6543 2 1 0 tr_x [11:0] [11:0] tr_x: bit 11:0 of top right x coordinates 7 6543 2 1 0 tr_y [11:0] [11:0] tr_x: bit 11:0 of top right y coordinates
STMPE811 touchscreen controller 35/54 wdw_bl_x window setup for bottom left x address: 0x46 type: r/w reset: 0x0000 description: window setup for bottom left x coordinates wdw_bl_y window setup for bottom left y address: 0x48 type: r/w reset: 0x0000 description: window setup for bottom left y coordinates fifo_th fifo threshold address: 0x4a type: r/w reset: 0x00 description: triggers an interrupt upon reaching or exceeding the threshold value. this field must not be set as zero. 7 6543 2 1 0 bl_x [11:0] [11:0] bl_x: bit 11:0 of bottom left x coordinates 7 6543 2 1 0 bl_y [11:0] [11:0] bl_x : bit 11:0 of bottom left y coordinates 76543 2 1 0 fifo_th [7:0] fifo_th : touchscreen controller fifo threshold
touchscreen controller STMPE811 36/54 fifo_ctrl_sta fifo threshold address: 0x4b type: r/w reset: 0x20 description: current status of fifo.. fifo_size fifo size address: 0x4c type: r reset: 0x00 description: current number of samples available tsc_data_x tsc_data_x address: 0x4d type: r reset: 0x0000 description: bit 11:0 of y data 765432 1 0 fifo_oflow fifo_full fifo_empty f ifo_th_trig reserved fifo_reset [7] fifo_oflow : 1: reads 1 if fifo is overflow [6] fifo_full : [5] fifo_empty: [4] fifo_th_trig : [3:1] reserved [0] fifo_reset : 76543 2 1 0 reserved fifo_size [7:0] fifo_size : number of samples available 11109876543 2 1 0 datay[11:0] [11:0] datay[11:0 ]: bit 11:0 of y data
STMPE811 touchscreen controller 37/54 tsc_data_y tsc_data_y address: 0x4f type: r reset: 0x0000 description: bit 11:0 of y data tsc_data_z tsc_data_z address: 0x51 type: r reset: 0x0000 description: bit 7:0 of z data 11109876543 2 1 0 datay[11:0] [11:0] datay[11:0] : bit 11:0 of y data 76543 2 1 0 dataz[7:0] [7:0] dataz[7:0] : bit 7:0 of z data
touchscreen controller STMPE811 38/54 tsc_data touchscreen controller data address: 0x57 (auto-increment), 0x07 (non-auto-increment) type: r reset: 0x00 description: data port for tsc data access the data format from the tsc_data register depends on the setting of "opmode" field in tsc_ctrl register. the samples acquired are accessed in "packed samples". the size of each "packed sample" depends on which mode the touchscreen controller is operating in. the tsc_data register can be accessed in 2 modes: autoincrement non autoincrement to access the 128-sets buffer, the non autoincrement mode should be used. 76543 2 1 0 data [11:0] data : data bytes from tsc fifo table 15. touchscreen controller data register tsc_ctrl in operation mode number of bytes to read from tsc_data byte0 byte1 byte2 byte3 000 4 [11:4] of x [3:0] of x [11:8] of y [7:0] of y [7:0] of z 001 3 [11:4] of x [3:0] of x [11:8] of y [7:0] of y 010 2 [11:4] of x [3:0] of x 011 2 [11:4] of y [3:0] of y 100 1 [7:0] of z
STMPE811 touchscreen controller 39/54 tsc_fraction_z touchscreen controller fraction_z address: 0x56 type: r reset: 0x00 description: this register allows to select the range and accuracy of the pressure measurement 76543 2 1 0 reserved fraction_z [7:3] reserved [2:0] fraction_z : 000: fractional part is 0, whole part is 8 001: fractional part is 1, whole part is 7 010: fractional part is 2, whole part is 6 011: fractional part is 3, whole part is 5 100: fractional part is 4, whole part is 4 101: fractional part is 5, whole part is 3 110: fractional part is 6, whole part is 2 111: fractional part is 7, whole part is 1
touchscreen controller STMPE811 40/54 tsc_i_drive touchscreen controller drive i address: 0x58 type: r/w reset: 0x00 description: this register sets the current limit value of the touchscreen drivers tsc_shield touchscreen controller shield address: 0x59 type: r reset: 0x00 description: writing each bit would ground the corresponding touchscreen wire 76543 2 1 0 reserved drive [7:1] reserved [0] drive : maximum current on the touchscreeb controller (tsc) driving channel 0: 20 ma typical, 35 ma max 1: 50 ma typical, 80 ma max 76543 2 1 0 reserved x+ x- y+ y- [7:4] reserved [3:0] shield[3:0] : write 1 to gnd x+, x-, y+, y- lines
STMPE811 touchscreen controller programming sequence 41/54 11 touchscreen controlle r programming sequence the following are the steps to configure the touchscreen controller (tsc): a) disable the clock gating for the touch screen controller and adc in the sys_cfg2 register. b) configure the touchscreen operating mode and the window tracking index. c) a touch detection status may also be enabled through enabling the corresponding interrupt flag. with this interrupt, the user is informed through an interrupt when the touch is detected as well as lifted. d) configure the tsc_cfg register to specify the ?panel voltage settling time?, touch detection delays and the averaging method used. e) a windowing feature may also be enabled through tscwdwtrx, tscwdwtry, tscwdwblx and tscwdwbly registers. by default, the windowing covers the entire touch panel. f) configure the tsc_fifo_th register to specify the threshold value to cause an interrupt. the corresponding interrupt bit in the interrupt module must also be enabled. this interrupt bit should be masked off during data fetching from the fifo in order to prevent an unnecessary trigger of this interrupt. upon completion of the data fetching, this bit can be re-enabled g) by default, the fifo_reset bit in th e tsc_fifo_ctrl_sta register holds the fifo in reset mode. upon enabling the touchscreen controller (through the en bit in tsc_ctrl), this fifo reset is automatically deasserted. the fifo status may be observed from the tsc_fifo_ctrl_sta register or alternatively through the interrupt. h) once the data is filled beyond the fifo threshold va lue, an interrupt is triggered (assuming the corresponding interrupt is being enabled). the user is required to continuously read out the data set until the current fifo size is below the threshold, then, the user may clear the interrupt flag. as long as the current fifo size exceeds the threshold value, an interrupt from the touchscreen controller is sent to the interrupt module. therefore, even if the interrupt flag is cleared, the interrupt flag will automatica lly be asserted, as long as the fifo size exceeds the threshold value. i) the current fifo size can be obtained from the tsc_fifo_sz register. this information may assists the user in how many data sets are to be read out from the fifo, if the user intends to read all in one shot. the user may also read a data set by a data set. j) the tsc_data_x register holds the x-coordinates. this register can be used in all touchscreen operating modes. k) the tsc_data_y register holds the y-coordinates. tsc_data_y register holds the y-coordinates. l) the tsc_data_z register holds the z value. tsc_data_z register holds the z- coordinates. m) the tscdata_xyz register holds the x, y and z values. these values are packed into 4 bytes. this register can only be used when the touchscreen operating mode is 00 0 and 001. this register is to facilitate less byte read. n) for the tsc_fract_z register, the user may configure it based on the touchscreen panel resistance. this allows the user to specify the resolution of the
touchscreen controller programming sequence STMPE811 42/54 z value. with the z value obtained from the register, the user simply needs to multiply the z value with the touchscreen panel resistance to obtain the touch resistance. o) the tsc_data register allows facilitatio n of another reading format with minimum i 2 c transaction overhead by using the non autoincrement mode (or equivalent mode in spi). the data format is the same as tsc_data_xyz, with the exception that all the data fetched are from the same address. p) enable the en bit of the tsc_ctrl register to start the touch detection and data acquisition. q) during the auto-hibernate mode, a touch detection can cause a wake-up to the device only when the tsc is enabled and the touch detect status interrupt mask is enabled. r) in order to prevent confusion, it is recommended that the user not mix the data fetching format (tsc_data_x, tsc_data_y, tsc_data_z, tsc_data_xyz and tsc_data) between one reading and the next. s) it is also recommended that the user should perform a fifo reset and tsc disabling when the adc or tsc setting are reconfigured.
STMPE811 temperature sensor 43/54 12 temperature sensor the STMPE811 internal temperature sensor can be used as a reference for compensation of the touchscreen parameters. temperature measurement is optimised for temperature from 0 c to 85 c. temp_ctrl temperature sensor setup address: 0x60 type: r/w reset: 0x00 description: temperature sensor setup table 16. touchscreen parameters address register name bit function 0x60 temp_ctrl 8 temperature sensor setup 0x61 temp_data 16 temperature data access port 0x62 temp_th 16 threshold for te mperature controlled interrupt 765 4 3 2 1 0 reserved thres_range thres_en acq_mod acq enable [7:5] reserved [4] thres_range : '0' assert interrupt if te mperature is >= threshold '1' assert interrupt if otherwise [3] thres_en : temperature threshold enable [2] acq_mod : '0' to acquire temperature for once only '1' to acquire temperature every 10ms [1] acq [0] enable
temperature sensor STMPE811 44/54 temp_data temperature data address: 0x61 type: r reset: 0x00 description: temperature data access port temp_th temperature threshold address: 0x62 type: r/w reset: 0x00 description: threshold for temperature controlled interrupt 11109876543 2 1 0 temperature [11:0] temperature : temperature reading absolute temperature = ( v io * temperature [11:0] ) / 7.51 (12-bit adc) = ( v io * temperature [9:0] ) / 7.51 (10-bit adc) note that v io is used as a reference in temperature acquisition. variations in v io will directly affect the accuracy of temperature acquired. 11109876543 2 1 0 temp_th [11:0] temp_th : temperature treshold
STMPE811 gpio controller 45/54 13 gpio controller a total of 8 gpios are available in the STMPE811 port expander device. most of the gpios share physical pins with some alternate functions. the gpio controller contains the registers that allow the host system to configure each of the pins into either a gpio, or one of the alternate functions. unused gpios should be configured as outputs to minimize power consumption. a group of registers are used to control the exact function of each of the 8 gpios. the registers and their respective addresses are listed in the following table. all gpio registers are named as gpio-x, where x represents the functional group. table 17. gpio control registers address register name size (bit) function 0x10 gpio_set_pin 8 set pin register 0x11 gpio_clr_pin 8 clear pin state 0x12 gpio_mp_sta 8 monitor pin state 0x13 gpio_dir 8 set pin direction 0x14 gpio_ed 8 edge detect status 0x15 gpio_re 8 rising edge 0x16 gpio_fe 8 falling edge 0x17 gpio_alt_funct 8 alternate function register 76543 2 1 0 gpio-7 gpio-6 gpio-5 gpio-4 gpio-3 gpio-2 gpio-1 gpio-0
gpio controller STMPE811 46/54 gpio_set_pin gpio set pin register address: 0x10 type: r/w reset: 0x00 description: gpio set pin register. writing 1 to this bit causes the corresponding gpio to go to 1 state. writing 0 has no effect. gpio_clr_pin clear pin state register address: 0x11 type: r/w reset: 0x00 description: gpio clear pin state register. writing ?1? to this bit causes the corresponding gpio to go to 0 state. writing ?0? has no effect. gpio_mp_sta gpio monito r pin state register address: 0x12 type: r/w reset: 0x00 description: gpio monitor pin state. reading this bit yields the current state of the bit. writing has no effect.
STMPE811 gpio controller 47/54 gpio_dir gpio set pin direction address: 0x13 type: r/w reset: 0x00 description: gpio set pin direction register. writing ?0? sets the corr esponding gpio to input state, and ?1? sets it to output state. all bits are ?0? on reset. gpio_ed_sta gpio edge detect status address: 0x14 type: r/w reset: 0x00 description: gpio edge detect status register. an edge transition has been detected. gpio_re rising edge register address: 0x15 type: r/w reset: 0x00 description: gpio rising edge register. rising edge has been detected.
gpio controller STMPE811 48/54 gpio_fe falling edge address: 0x16 type: r/w reset: 0x00 description: falling edge has been detected. gpio_alt_funct alternat e function register address: 0x17 type: r/w reset: 0x0f description: alternate function register. "?0? sets the co rresponding gpio to function as gpio, and ?1? sets it to touch key direct output mode. on power-up reset, all gpios are set as input. power supply the STMPE811 gpio operates from a separate supply pin (v io ). this dedicated supply pin provides a level-shifting feature to the STMPE811. the gpio remains valid until v io is removed. the host system may choose to turn off v cc supply while keeping v io supplied. however it is not allowed to turn off supply to v io , while keeping the vcc supplied. the touchscreen is always powered by v io . for better resolution and noise immunity, v io above 2.8 v is advised. 13.0.1 power-up reset (por) the STMPE811 is equipped with an internal por circuit that holds the device in reset state, until the v io supply input is valid. the in ternal por is tied to the v io supply pin.
STMPE811 maximum rating 49/54 14 maximum rating stressing the device above the ratings listed in the ?absolute maximum ratings? table may cause permanent damage to the device. these are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not imp lied. exposure to absolute ma ximum rating conditions for extended periods may affect device reliability. refer also to the stmicroelectronics sure program and other relevant quality documents. 14.1 recommended op erating conditions table 18. absolute maximum ratings symbol parameter value unit v cc supply voltage 4.5 v v io gpio supply voltage 4.5 v esd esd protection on each gpio pin (air discharge) 8 kv t operating temperature -40 - 85 c/w t stg storage temperature -65 - 155 c/w t j thermal resistance j unction-ambient tbd c/w table 19. power consumption symbol parameter test conditions value unit min typ max v cc core supply voltage 1.65 ? 3.6 v i cc max operating current tsc running at 1 khz 400 1000 a i cc suspend operating current no i 2 c/spi/adc activity 0.5 1 a
electrical specifications STMPE811 50/54 15 electrical specifications table 20. dc electrical characteristics (-40 c to 85 c, all gpios comply to jedec standard jesd-8-7) table 21. ac electrical characteristics (-40 c to 85 c) symbol parameter test condition value unit min typ max v il input voltage low state v cc =1.8 ? 3.3 v -0.3 v 0.20 v io v v ih input voltage high state v cc =1.8 ? 3.3 v 0.80 v io v io +0.3v v v ol output voltage low state v cc =1.8 ? 3.3 v, i ol =8ma -0.3 v 0.15 v io v v oh output voltage high state v cc =1.8 ? 3.3 v i ol =8ma 0.85 v io v v ol (i 2 c/spi) output voltage low state v cc =1.8 ? 3.3 v i ol =8ma -0.3 v 0.15 v cc v v oh (i 2 c/spi) output voltage high state v cc =1.8 ? 3.3 v i ol =8ma 0.85 v cc v cc +0.3v v symbol parameter test condition value unit min typ max clki2c max i 2 c maximum sclk v cc = 1.8 - 3.3 v 400 khz clkspi max spi maximum clock v cc =1.8v 800 khz v cc = 3.3 v 1000 khz
STMPE811 electrical specifications 51/54 table 22. adc sp ecification (-40 c to 85 c) table 23. switch drivers specification table 24. voltage reference specification parameter test condition value unit min typ max full-scale input span 0 v ref v absolute input range v cc +0.2 v input capacitance 25 pf leakage current 0.1 a resolution 12 bits no missing codes 11 bits integral linearity error 4 6bits offset error 5 7lsb gain error 14 18 lsb noise including internal v ref 70 vrms power supply rejection ratio 50 db throughput rate 180 ksps parameter test condition value unit min typ max on resistance x+, y+ 5.5 on resistance x-, y- 7.3 drive current duration 100 ms 50 ma parameter test condition value unit min typ max internal reference voltage 2.45 2.50 2.55 v internal reference drift 25 ppm/c output impedance internal reference on 300 internal reference off 1 g
package mechanical data STMPE811 52/54 16 package mechanical data in order to meet environmental requirements, st offers these devices in ecopack ? packages. these packages have a lead-free second level interconnect. the category of second level interconnect is marked on the package and on the inner box label, in compliance with jedec standard jesd97. the maximum ratings related to soldering conditions are also marked on the inner box label. ecopack is an st trademark. ecopack specifications are available at: www.st.com . figure 12. qfn16l (3 x 3 mm) package outline 1. drawing not to scale. table 25. qfn16 (3 x 3 mm) package mechanical data symbol millimeters inches min typ max min typ max a 0.80 0.90 1.00 0.032 0.035 0.039 a1 0.02 0.05 0.001 0.002 a3 0.20 0.008 b 0.18 0.25 0.30 0.007 0.010 0.012 d3.00 0.118 d2 1.55 1.70 1.80 0.061 0.067 0.071 e3.00 0.118 e2 1.55 1.70 1.80 0.061 0.067 0.071 e0.50 0.020 k0.20 0.008 l 0.30 0.40 0.50 0.012 0.016 0.020 r0.09 0.006 e a a1 e k e2 b r d2 k l a 3 d
STMPE811 revision history 53/54 17 revision history table 26. document revision history date revision changes 09-june-2008 1 initial release.
STMPE811 54/54 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a parti cular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. unless expressly approved in writing by an authorized st representative, st products are not recommended, authorized or warranted for use in milita ry, air craft, space, life saving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or severe property or environmental damage. st products which are not specified as "automotive grade" may only be used in automotive applications at user?s own risk. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or registered trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2008 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com

▲Up To Search▲

Price & Availability of STMPE811

	To Download STMPE811 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .